

# Dyninst Instrumentation for AMD GPU Binaries

Hsuan-Heng Wu

Computer Sciences Department  
University of Wisconsin-Madison

**Scalable Tools Workshop**

July 2025



# A Classic Dyninst Instrumentation Example

## Goal :

**Increase a per basic block counter**

**Dump the result to a file in the end**

## Division of labor

Trace library provided by user to perform the intended operation

Increase counter

Open/write/close file

## Dyninst Mutator

Insert instrumentation into the kernel mutatee

- Prepare the call arguments (basic block ID/ filename)
- Call the functions in the trace library

## BB Entry Instrumentation

```

000000000000005fa <add>:
BB_0:
    call IncreaseCounter(BB0)
5fa: push    %rbp
5fb: mov     %rsp,%rbp
5fe: mov     %edi,-0x4(%rbp)
BB_1:
    call IncreaseCounter(BB1)
601: mov     %esi,-0x2(%rbp)
60c: pop     %rbp
60d: retq
  
```

libtrace.so

```

XXX <IncreaseCounter>:
...
...: // Increase
...
...: retq
  
```

1. Open the binary the function you want to trace  
`addrSpace = bpatch.openBinary(...);`
2. load the trace library into the same address space as the mutatee  
`addrSpace->loadLibrary("libtrace.so");`
3. Find the function you want instrumented  
`add = addrSpace->findFunction("add");`
4. Find the function you want to insert at basic block entry  
`inc= addrSpace->findFunction("IncreaseCounter");`
5. Find the entry of all basic blocks
6. Create the instrumentation snippet (`call IncreaseCounter()`)
7. Insert snippets

```

add->getCFG()->getAllBasicBlocks(blocks);
BPatch_variableExpr * counters =
    app->mallocData(sizeof(int)*nBBs);
for(auto block : blocks; bidx++) {
    bbEntry = block->findEntryPoint();
    BPatch_snippet base = &counters;
    BPatch_constExpr bbid(bbidx);
    BPatch_Vector<BPatch_snippet *> args{&base,&bbid};
    BPatch_funcCallExpr incExpr(args);
    addrSpace->insertSnippet(incExpr,bbEntry);
}
  
```

## Function Exit Instrumentation

```

000000000000005fa <add>:
BB_0:
    call IncreaseCounter
5fa: push    %rbp
5fb: mov     %rsp,%rbp
5fe: mov     %edi,-0x4(%rbp)
BB_1:
    call IncreaseCounter
601: mov     %esi,-0x8(%rbp)
60c: pop     %rbp
    call DumpCountersToFile
60d: retq
  
```

### libtrace.so

```

XXX <WriteCounterToFile>:
...
...: // Open a file, write the counter
...: // and close i
...: retq
  
```

1. Open the binary the function you want to trace  
`addrSpace = bpatch.openBinary(...);`
2. load the trace library into the same address space as the mutatee  
`addrSpace→loadLibrary("libtrace.so");`
3. Find the function you want instrumented  
`add = addrSpace→findFunction("add");`
4. Find the function you want to insert at exit

```
flush= addrSpace→findFunction("DumpCountersToFile");
```

5. Find the entry of all basic blocks
6. Create the instrumentation snippet (call `DumpCountersToFile()`)
7. Insert snippets

```

exit = add→findPoint(BPatch_locExit);
BPatch_snippet base = &counters;
BPatch_constExpr nbbC(nBBs);
BPatch_Vector<BPatch_snippet *> args{&base,&nBBC};
BPatch_funcCallExpr flushExpr(flush,args);
addrSpace→insertSnippet(flushExpr,exit);
  
```

# Demo

## Kernel BB Entry Instrumentation

```

00000000000001900 <vector_add>:
BB_0:
    call IncreaseCounter(BB0)
1900: s_load_dword s0, s[4:5], 0x2c
1908: s_load_dword s1, s[4:5], 0x18
1910: s_waitcnt lgkmcnt(0)
BB_1:
    call IncreaseCounter(BB1)
1914: s_and_b32 s0, s0, 0xffff
1918: s_mul_i32 s6, s0
1994: s_endpgm
  
```

libtrace.so

```

XXX <IncreaseCounter>:
...
...: // Increase
...
...: retq
  
```

1. Open the binary the function you want to trace  
`addrSpace = bpatch.openBinary(...);`
2. load the trace library into the same address space as the mutatee  
`addrSpace→loadLibrary("libtrace.so");`
3. Find the **kernel** you want instrumented  
`add = addrSpace→findFunction("vector_add");`
4. Find the function you want to insert at basic block entry  
`inc= addrSpace→findFunction("IncreaseCounter");`
5. Find the entry of all basic blocks
6. Create the instrumentation snippet (`call IncreaseCounter()`)
7. Insert snippets

```

add→getCFG()→getAllBasicBlocks(blocks);
BPatch_perWaveVar * counters =
    app→allocatePerWave(sizeof(int)*nBBs);
for(auto block : blocks; bbidx++) {
    bbEntry = block→findEntryPoint();
    BPatch_snippet base = counters.address();
    BPatch_constExpr bbid(bbidx);
    BPatch_Vector<BPatch_snippet *> args{&base,&bbid};
    BPatch_funcCallExpr incExpr(args);
    addrSpace→insertSnippet(incExpr,bbEntry);
}
  
```

## Kernel Exit Instrumentation

```

00000000000001900 <vector_add>:
BB_0:
    call IncreaseCounter(0)
1900: s_load_dword s0, s[4:5], 0x2c
1908: s_load_dword s1, s[4:5], 0x18
1910: s_waitcnt lgkmcnt(0)
BB_1:
    call IncreaseCounter(1)
1914: s_and_b32 s0, s0, 0xffff
1918: s_mul_i32 s6, s0
    call DumpCountersToFile
1994: s_endpgm
  
```

### libtrace.so

```

XXX <WriteCounterToFile>:
...
...: // Open a file, write the counter
...: // and close i
...: retq
  
```

1. Open the binary the function you want to trace  
`addrSpace = bpatch.openBinary(...);`
2. load the trace library into the same address space as the mutatee  
`addrSpace→loadLibrary("libtrace.so");`
3. Find the kernel you want instrumented  
`add = addrSpace→findFunction("vector_add");`
4. Find the function you want to insert at basic block entry  
`flush= addrSpace→findFunction("DumpCountersToFile");`
5. Find the entry of all basic blocks
6. Create the instrumentation snippet (call `DumpCountersToFile()`)
7. Insert snippets

```

exit = add→findPoint(BPatch_locExit);
BPatch_snippet base = counters.address();
BPatch_constExpr nbbC(nBBs);
BPatch_Vector<BPatch_snippet *> args{&base,&nBBC};
BPatch_funcCallExpr flushExpr(flush,args);
addrSpace→insertSnippet(flushExpr,exit);
  
```

# Design and Implementation

# Analogy to instrumenting Multi-threaded CPU Binary

A invoker invokes one or more invokees (threads/ waves)

- Each invokee executing the same instrumented code

- Each invokee carry their own architecture state

Instrument invoker and the invokee

Questions:


- How do we guarantee correctness concurrent invokee executions

- How do we enable communication between the invoker and invokee

# Design Pillars

- Per wave variable backed by managed memory allocated at launch
  - Allows access on both the host and the device
  - User can access them on the device after kernel launch if they wish
  - Ports better to unified memory architectures (Maybe?)
- Mutator rewrites device mutates only to
  - Prepare arguments and insert calls to user-prepared trace library
  - Follow real world use cases (omnitrace/TAU)
  - Avoid bringing the complexity of code generation into Dyninst
- Provide hostcall helpers to deliver instrumentation data
  - Currently support fopen/fread/fwrite

# GPU→CPU Hostcall



# The crux: Implement cross-code-object device linking

Instrumentation lives in a **separately compiled** device library →  
inserted call is **cross-code-object**

**No official support** of dynamic linking for AMDGPU code objects  
Loader binds the call target as an **OBJECT** symbol, **not FUNC**

Cross-object link requires **identical ABI**  
arch + code-object version + features

hipModuleLoad can't link two code objects for the same arch  
HSA executable API can load several + `freeze` resolves relocs

# Cross-object call: mutatee kernel → device-library function

callee lives in another code object — address unknown until load; bridged by a GOT slot the loader fills (like PLT/GOT)

## MUTATEE co (instrumented kernel)

### inserted call site (.dyninstInst)

```
s_getpc_b64 s[a:a+1] ; PC+4
s_add/addc s[a:a+1], diff ; slot addr (PC-relative)
s_load_dwordx2 s[t:t+1], s[a:a+1] ; read callee addr from slot
s_waitcnt
s_swappc_b64 s[30:31], s[t:t+1] ; call; ret-addr -> s[30:31]
```

s\_load reads slot

### GOT slot (8 B, inferiorMalloc)

```
@instrument: 0x0
@freeze: &bb_inc
```

### 1 symbol table + relocation

```
UND .dyninst.bb_inc ; undefined ref
reloc R_AMDGPU_ABS64:
    fill [GOT slot] ← addr(.dyninst.bb_inc)
```

freeze: write &bb\_inc into slot

2

run: s\_swappc → bb\_inc

3

return via s[30:31]

## DEVICE LIBRARY co (user lib)

### .dyninst.bb\_inc (DEFINED)

STT\_OBJECT alias · add\_object\_aliases.py

= addr of

```
bb_inc() { *counter += 1; }
real device code
returns via s_setpc_b64 s[30:31]
```

```
.dyninst.bb_inc.num_vgpr
.dyninst.bb_inc.private_seg_size
```

register-usage symbols emitCall reads to size the caller's spill before the call

### 1 INSTRUMENT (Dyninst)

emitCall sees callee in another object :  
Emit UND .dyninst.bb\_inc, malloc an. 8-byte GOT slot;  
register a dynamic reloc R\_AMDGPU\_ABS64  
Code = getpc+add → s\_load\_dwordx2 → s\_swappc.

### 2 FREEZE (HSA loader)

Load both co into one hsa\_executable and frozen. The loader resolves .dyninst.bb\_inc (defined in the lib) and writes &bb\_inc into the slot — "cross-object relocs resolved".

### 3 RUN

The call site computes the slot addr (PC-relative), s\_load\_dwordx2 the resolved &bb\_inc, and s\_swappc into it. bb\_inc runs and returns via the ABI reg s[30:31].

# Dyninst Helper Library

- Mutator only rewrites device mutatee

  - Rely on host call to relay data back to host

  - Inspired by the libC for GPU project

    - A dedicated thread on the host polling shared memory

    - Device side implement a thin wrapper to perform RPC

- Each wave atomically acquires a ticket to bounded ring buffer (mailbox)

  - Allow waves on different slots to invoke rpc in parallel

# User Trace Library

Similar design to NVBit

Implement as hip functions

Enable builtin variables access

Compile along dyninst helpers

```
void bb_flush_pw(void* base, int nbb) {  
    ...  
    unsigned wid = (blockIdx.x * blockDim.x + threadIdx.x) / 64u;  
    char* b = (char*)base;  
    volatile unsigned* counts = (volatile unsigned*)b;  
    fi = put_str(nm, fi, "bbcount_");  
    fi = put_uint(nm, fi, wid);  
    fi = put_str(nm, fi, ".txt");  
    nm[fi] = '\0';  
    long long h = gpu_fopen(nm, "w");  
    int i = 0;  
    for (int k = 0; k < nbb; k++) {  
        i = put_str(t, i, "bb "); i = put_uint(t, i, (unsigned)k);  
        i = put_str(t, i, ": "); i = put_uint(t, i, counts[k]);  
        t[i++] = '\n';  
    }  
    gpu_fwrite(h, t, i);  
}
```

# Implicit Argument Capture Region

A region below per wave stack base  
Stores

Implicit arguments: threadIdx


Address of per wave variable

Dyninst spilled register

How

Move the base address by a fixed  
offset

Avoid messing up user code



# Successes and Limits

## What is Working

- The ability to perform host call from kernel

- Enables both tracing and dumping model of instrumentation data

## Limitations

- Currently we do not support instrumenting kernels that contains indirect control flow

- Prototyped for MI100(gfx908)

- But we expect migrating to unified memory make things easier

# AMD Wishlist

Proper dynamic linking for AMD GPU code objects

Working semantics library



Clean, general interface for C library calls from device to host.

# Questions ?

<https://github.com/dyninst/dyninst-amdgpu-poc>

hwu337@wisc.edu

# Building the instrumented mutatee (offline pipeline)



## DYNINST mutator (e.g. `bb_count_instrument`)

`bbdemo.co + combined.aliased.elf → bbdemo.inst.co`

insert calls at points · grow KD (kernarg +8, VGPR/SGPR grant) ·  
add UND `.dyninst.<fn> + R_AMDGPU_ABS64 GOT` relocs  
declare per-wave variables (arena) → prints `pw_stride=N`

## Post-process the instrumented co



# Launching the instrumented mutatee (LD\_PRELOAD interposition)

the preload hooks HIP/HSA so the unmodified app transparently loads the instrumented co, links the trace lib, and gets a managed per-wave buffer

## APP process + LD\_PRELOAD=preload.so (calls intercepted, in order)

- 1** `__hipRegisterFatBinary(app fatbin)`  
→ **SUBSTITUTE** with the instrumented bundle
- 2** `hsa_code_object_reader_* / _load_agent_code_object`  
→ **AUGMENT** the executable: define mailbox, load the trace-lib co into it
- 3** `hsa_executable_freeze`  
loader resolves `.dyninst.<fn> GOT relocs` + the mailbox extern → `status = 0` (cross-object linked)  
→ **start the CPU service thread (once)**
- 4** `hipLaunchKernel(func, grid, block, args)`  
`STRIDE = co_read(_dyninst_pw_stride)`  
`nwaves = grid*block / 64`  
→ **hipMallocManaged(nwaves \* STRIDE)**  
→ **append &buf as args[N], then call the real launch**
- 5** **kernel executes (instrumented)**  
probes write their per-wave slices;  
→ **GPU→CPU hostcalls via the mailbox ring**  
(fopen / fwrite / fclose serviced by the CPU thread)

**Result:** per-wave files written; kernel result unchanged — all transparent to the app.

A standalone launcher (raw HSA, rocdbg-attachable) performs the same load+link+service; only the HIP hooks differ.

## runtime state (created by the hooks)

### MAILBOX (fine-grained, host-coherent)

bounded ring of slots; defined as the `'mailbox'` symbol; the trace-lib co links against it  
created @ step 2

### CPU SERVICE THREAD

polls all slots; does the real fopen/fwrite/fclose; writes `bbcount_<wid>.txt`  
started @ step 3

### MANAGED PER-WAVE BUFFER

`hipMallocManaged(nwaves * STRIDE)`  
passed to the kernel as the extra kernarg  
one STRIDE-byte slice per wave; host-readable  
created @ step 4

### OUTPUT

`bbcount_<wid>.txt` (via hostcalls)  
+ CPU reads the managed buffer directly